Device Technologies for the N3XT 1,000X Improvement in Computing Performance

H.-S. Philip Wong Stanford University

Tral 1

21st century workload: Large amounts of loosely-structured data

- Streaming video/audio
- Natural languages
- Real-time sensor
- Contextual environment

Abundant-Data Applications



Abundant-Data Applications



Abundant-Data Applications

Huge memory wall



Application execution time

Source: S. Mitra (Stanford)

Hardware-Software Co-Evolution



Hardware

Software



Hardware-Software Co-Evolution



Hardware

Software



Hardware-Software Co-Evolution



Hardware

Software

8

























Impossible with today's technologies





HOME · BLOG

A Nanotechnology-Inspired Grand Challenge for Future Computing

OCTOBER 20, 2015 AT 6:00 AM ET BY LLOYD WHITMAN, RANDY BRYANT, AND TOM KALIL

y (f)

Summary: Today, the White House is announcing a grand challenge to develop transformational computing capabilities by combining innovations in multiple scientific disciplines.

In June, the Office of Science and Technology Policy issued a <u>Request for Information</u> seeking suggestions for *Nanotechnology-Inspired Grand Challenges for the Next Decade*. After considering

over 100 respo three Adminis <u>Computing Ini</u>

Many of these breakthroughs will require new kinds of nanoscale devices and materials integrated into **three-dimensional systems** and may take a decade or more to achieve.





"New" Memories

Random access, non-volatile, no erase before write, on-chip integration



STT-MRAM	PCM	RRAM	CBRAM	FERAM
<u>Spin t</u> orque <u>t</u> ransfer <u>m</u> agnetic <u>r</u> andom <u>a</u> ccess <u>m</u> emory	<u>P</u> hase <u>c</u> hange <u>m</u> emory	<u>R</u> esistive switching <u>r</u> andom <u>a</u> ccess <u>m</u> emory	<u>Conductive</u> <u>b</u> ridge <u>r</u> andom <u>a</u> ccess <u>m</u> emory	<u>F</u> erro- <u>e</u> lectric <u>r</u> andom <u>a</u> ccess <u>m</u> emory

Memory Hierarchy

Must change drastically in the coming decade



H.-S. P. Wong, S. Salahuddin, Nature Nanotech (2015)



STT-MRAM





Embedded STT-MRAM Cache



H. Noguchi et al., "A 3.3ns-Access-Time 71.2µW/MHz 1Mb Embedded STT-MRAM Using Physically Eliminated Read-Disturb Scheme and Normally-Off Memory Architecture," ISSCC, pp. 136 – 137 (2015) [Toshiba]





Why has STT-MRAM not arrived?



Maybe I will be proven wrong soon ...

Homework for STT-MRAM Folks

Device technology

- Current (10's μ A) too high
- Spin Hall effect promises to reduce current by 10X
- Scalability demonstrated to 20 nm so far

Manufacturing

- Not ready at the same time as logic (cf. SRAM)
- MTJ stacks of 16 layers , 4Å thick
- Deposited and ion milled across 300 mm wafer
- Does not survive 400°C BEOL fab temperature







STT-MRAM Design Opportunity

- Retention time, $\tau = \tau_o \exp(\Delta)$ 10-year retention: $\Delta = 40$
- Thermal stability, $\Delta = E_B / k_B T$ Large array $\Delta = 60$

Write current, $I_{co} \propto E_B$

But we don't need 10 year retention for cache and main memory!

Write current can be significantly reduced



RRAM – Fab Friendly, "Easy" to Make

L2

L1D

L11

Κ

10 - 100

You already know:

- 10 ns read/write, V_{PROG} ~1 2 V
- Write current ~ nA 10's μA
- 1E12 cycles endurance @ device
- 1T1R, ~ 6F²
- 3D RRAM (similar to 3D NAND)

R

0.1's ns

1

100

- Scalable to < 5 nm & smaller</p>
- Fab-friendly, easy to embed



Speed

24

CPU cycles

Size (bytes)





RRAM FPGA Integration

FPGA Chip



Y. Liauw et al., Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2012.

Cross-section View

RRAM Is Scalable 99.5 Cumulative Probability (%) RESET Scalable: 12 nm 95 Bi-layer TiOx (2.5nm) / HfOx (1.5nm) 70 40 25nm 10 SET TiN 500m . -2 -1 0 1 Switching Voltages (V) TiOx/ SiO₂ **HfOx** 10M

10 nm

-----LRS

10k

10

100

HRS

1k

10k 100k 1M

Cycle (#)

Y. Wu et al., *IEDM* 2013.

12 nm

1G

\$

10M 100M

2

Pt







High Density 3D Memory



IEDM '12, '13, '14 VLSI '13, '14, '16 DATE '15, Nature Comm '15



Energy vs Speed @ Device Level



Write Energy Scaling @ Device Level





- Thin channel body (electrostatics control)
- Minimize parasitic capacitance and resistance

NWFET = "nanowire FET", ETSOI = "extremely-thin silicon-on-insulator", CNFET = "carbon nanotube FET"



Carbon Nanotube FET (CNFET) IOX EDP Benefit vs. silicon

Sub-10 nm node VLSI circuits





CNFET: ~10X EDP vs. Si-CMOS





CNT Computer




CNT Computer





37

M. Shulaker et al., Nature 13



CNFET Enables Monolithic 3D

CNT transfer decouples high temperature growth





Post-transfer





CNFET: Monolithic 3D Fabrication Flow





$2D \rightarrow 3D \rightarrow 2D$ Structure, $2D \rightarrow 3D$ Integration

FinFET NWFET ETSOI CNFET



Source: G. Hills, S. Mitra (Stanford)

Computation Immersed in Memory

3D Resistive RAM Massive storage

1D CNFET, 2D FET Compute, RAM access

> MRAM Quick access

1D CNFET, 2D FET Compute, RAM access

> 1D CNFET, 2D FET Compute, Power, Clock



COVER FEATURE REBOOTING COMPUTING

Energy-Efficient Abundant-Data Computing:

Mohamed M. Sabry Aly, Mingyu Gao, Gage Hills, Chi-Shuen Lee, Greg Pitner, I Tony F. Wu, and Mehdi Asheghi, Stanford University

Jeff Bokor, University of California, Berkeley

Franz Franchetti, Carnegie Mellon University

Kenneth E. Goodson and Christos Kozyrakis, Stanford University

Igor Markov, University of Michigan, Ann Arbor

Kunle Olukotun, Stanford University

Larry Pileggi, Carnegie Mellon University

Eric Pop, Stanford University

42

Jan Rabaey, University of California, Berkeley

Christopher Ré, H.-S. Philip Wong, and Subhasish Mitra, Stanford University

Aly et al., IEEE Computer, 2015

Next-generation information technologies will process unprecedented amounts of loosely structured data that overwhelm existing computing systems. N3XT improves the energy efficiency of abundant-data applications 1,000-fold by using new logic and memory technologies, 3D integration with fine-grained connectivity, and new architectures for computation immersed in memory.

N3XT Architecture

- Full physical design
 - -Standard tool flow



H.-S. Philip Wong

N3XT: 850× EDP Benefit



PageRank app.

M. Aly...S. Mitra, IEEE Computer (2015)

N3XT: 850× EDP Benefit



PageRank app.

M. Aly...S. Mitra, IEEE Computer (2015)



Nanosystems

Nano-Engineered Computing Systems Technology





Mohamed M. Sabay Aly, Mingay Gao, Gage Hills, Chi Shuen Lee, Greg Pitner, Max M. Shulaker, Tony F. Wu, and Mehdi Ashoghi, Stanford University Jeff Bolor, University of California, Barkeley Franz Franchett, Carnegie Melion University Igor Markov, University of Michigan, Ann Arbor Kunie Olukotum, Stanford University Lary Pileggi, Canegie Melion University Ente Pop, Stanford University Ente Pop, Stanford University Jan Rabae, University of California, Berkeley Christopher Re, H.-S. Philip Wong, and Subhasiah Mitra, Stanford University

Next-generation information technologies will process unprecedented amounts of loosely structured data that overwhelm existing computing systems. N3XT improves the energy efficiency of abundant-data applications 1,000-fold by using new logic and memory technologies, 3D integration with fine-grained connectivity, and new architectures for computation immersed in memory.

[M. Aly et al., IEEE Computer '15]

End-to-end approach



>2 Million carbon nanotube FETs, 1 Mbit Resistive RAM



CNT computing logic **Classification accelerator**





Memory 1 Megabit RRAM **CNT** computing logic







CNT computing logic



CNT computing logic





52

[M. Shulaker et al., submitted '16]

SUPERCELL











N3XT Nanosystems Computation immersed in memory











HOME · BLOG

A Nanotechnology-Inspired Grand Challenge for Future Computing

OCTOBER 20, 2015 AT 6:00 AM ET BY LLOYD WHITMAN, RANDY BRYANT, AND TOM KALIL

y (f)

Summary: Today, the White House is announcing a grand challenge to develop transformational computing capabilities by combining innovations in multiple scientific disciplines.

In June, sugges⁻ over 10 three A <u>Compu</u>

These nanotechnology innovations will have to be developed in close coordination with new computer architectures, and will likely be informed by our growing understanding of the brain—a remarkable, faulttolerant system that consumes less power than an incandescent light bulb.



Learning algorithms

Image sources: stackoverflow





Image sources: stackoverflow, Stanford





Input Space



Learning algorithms



Electronic implementation



Image sources: stackoverflow, Stanford, IBM







Electronic implementation



Nanoscale electronic synapse

Image sources: stackoverflow, Stanford, IBM



Scale Up Requires Energy Efficiency

	Application	Hardware used	Estimated power consumption
scale	Emulating 4.5% of human brain:10 ¹³ synapses, 10 ⁹ neurons	Blue Gene/P: 36,864 nodes, 147,456 cores	2.9 MW (LINPACK)
Large	Deep sparse autoencoder: 10 ⁹ synapses, 10M images	1,000 CPUs (16,000 cores)	~100 kW (cores only)
e scale	Convolutional neural net with 60M synapses, 650K neurons	2 GPUs	1,200 W
derat	Restricted Boltzmann Machine: 28M synapses; 69,888 neurons	GPU	550 W
o mo		CPU	65 W
nall t	Processing 1 s of speech using deep neural network	GPU	238 W
Sr		CPU (4 cores)	80 W



Custom Hardware for Energy Efficient Al



Inference in CNN hardware 280 mW for AlexNet [MIT] S. Han et al., arXiv 2016



Inference in deep compressed networks 600 mW for AlexNet [Nvidia/Stanford]

E. Lee et al, ISSCC 2016



Matrix-vector multiplication with switch caps 8 TOPS/W @ 2.5 GHz [Stanford]



Biology-based models / algorithms	
Conventional ML algorithms	



Neuromorphic hardware Conventional hardware (CPU, GPU, supercomputers, etc)





	Neuromorphic hardware	with analog non- volatile memory synapses	Conventional hardware (CPU, GPU, supercomputers, etc)	
Biology-based models / algorithms			Brain emulation on BlueGene HTM	



	Neuromorphic hardware	with analog non- volatile memory synapses	Conventional hardware (CPU, GPU, supercomputers, etc)	
Biology-based models / algorithms			Brain emulation on BlueGene HTM	
Conventional ML algorithms			"Cats on YouTube" ANNs: ConvNets, DNNs, DBNs	



	Neuromorphic hardware	with analog non- volatile memory synapses		Conventional hardware (CPU, GPU, supercomputers, etc)
Biology-based models / algorithms	TrueNorth SpiNNaker Human Brain Project			Brain emulation on BlueGene HTM
Conventional ML algorithms				"Cats on YouTube" ANNs: ConvNets, DNNs, DBNs
			7	



	Neuromorphic hardware	with analog non- volatile memory synapses	Conventional hardware (CPU, GPU, supercomputers, etc)
Biology-based models / algorithms	TrueNorth SpiNNaker Human Brain Project	Hebbian learning Spike-based ANN PCM, RRAM, CBRAM	Brain emulation on BlueGene HTM
Conventional ML algorithms			"Cats on YouTube" ANNs: ConvNets, DNNs, DBNs



	Neuromorphic hardware	with analog non- volatile memory synapses	Conventional hardware (CPU, GPU, supercomputers, etc)
Biology-based models / algorithms	TrueNorth SpiNNaker Human Brain Project	Hebbian learning Spike-based ANN PCM, RRAM, CBRAM	Brain emulation on BlueGene HTM
Conventional ML algorithms		ANN, RBM, sparse learning PCM, RRAM	"Cats on YouTube" ANNs: ConvNets, DNNs, DBNs


Today's "Large" Scale Architectures



IFAT+HIAER (UCSD)

- Analog neurons
- Tree routing



TrueNorth (IBM)

- **Digital neurons**
- Mesh-based routing



Neurogrid (Stanford)

- Analog neurons
- Tree routing



SpiNNaker (U of Manchester)

- **Digital neurons**
- Mesh routing



Synapses Implemented Today DRAM (off-chip) DRAM (off-chip)



IFAT+HiAER (UCSD)

- Energetically expensive
 - Refresh
 - Off-chip access
- Scalability?



Neurogrid (Stanford)

SRAM (on-chip)



TrueNorth (IBM)

Area inefficient

SRAM (on-chip)+ DRAM (off-chip)



SpiNNaker (U of Manchester)

Non-Volatile Memory (NVM)



D. Kuzum et al., Nano Lett. 2013, Y. Wu et al., IEDM 2013; A. Calderoni et al., IMW 2014



Non-Volatile Memory (NVM) \rightarrow Synapse

- Analog programmable
- Scalable to a few nm
- Stack in 3D



D. Kuzum et al., Nano Lett. 2013, Y. Wu et al., IEDM 2013; A. Calderoni et al., IMW 2014



Nanoscale Memory as Synaptic Weights

Synaptic updates in the brain: basis for learning Requirement: analog resistance change



D. Kuzum et al., Nano Lett., p. 2179 (2012)



Gradual Resistance Change

Larger pulse amplitude \rightarrow Fewer states



S. Yu et al. Adv. Mater. vol. 25, pp. 1774-1779, 2013



STDP (spike-timing-dependent plasticity)

D. Kuzum et al., Nano Lett., p. 2179 (2012)



STDP (spike-timing-dependent plasticity)



Various STDP kernels

D. Kuzum et al., Nano Lett., p. 2179 (2012)

STDP (spike-timing-dependent plasticity)



D. Kuzum et al., Nano Lett., p. 2179 (2012)

STDP (spike-timing-dependent plasticity)



D. Kuzum et al., Nano Lett., p. 2179 (2012)



Stochastic Weight Update

Program memory close to switching threshold



S. Yu et al., Frontiers of Neuroscience, 2013

Stochastic Weight Update

- Program memory close to switching threshold
- Emulate grey scale



S. Yu et al., Frontiers of Neuroscience, 2013



Stochastic Weight Update

- Program memory close to switching threshold
- Emulate grey scale
- Escape local minima in gradient descent



S. Yu et al., Frontiers of Neuroscience, 2013



RRAM Stochastic Weight Update





Vertical RRAM In-Memory Computing

Truly exploit the 3rd dimension



VRRAM: vertical RRAM; NN: neural network



In-Memory Logic Kernels for Hyper-Dimensional* Computing



[*P. Kanerva, Cog. Comput.'09]



In-Memory Logic Kernel: Bit Permutation

Bit permutation is simple and efficient



90

H. Li et al., Symp. VLSI Tech. 2016



Array Level Experimental Demonstrations

100 PCM synapses: Biological Hebbian learning





Array Level Experimental Demonstrations

100 PCM synapses: Biological Hebbian learning



165,000 PCM synapses: Gradient based backpropagation





Array Level Experimental Demonstrations

100 PCM synapses: Biological Hebbian learning



165,000 PCM synapses: Gradient based backpropagation



G. Burr et al., IEDM 2014





Restricted Boltzmann Machine with **Resistive Phase Change Memory Synapses**





Contrastive Divergence with Resistive Phase Change Memory Synapses





Mapping Contrastive Divergence onto Phase Change Memory Array



Inference After Training





Error Rate vs Number of Patterns Stored







Error Reduces After Training





Error Reduces with Further Training





Error Reduction Saturates with Training





Saturation: PCM Synapse Starts to Unlearn





"Precise" Synapse: Error Continues to Reduce





Energy Consumption per Epoch (Synapses only)

PCM hardware	Conventional hardware*
6.1 nJ	910 nJ (430 nJ logic, 480 nJ memory)

*Energy estimate of Intel Xeon Phi coprocessor (22 nm)



1. Functionality \rightarrow performance/Watt, performance/m² \rightarrow variability \rightarrow reliability



- 1. Functionality \rightarrow performance/Watt, performance/m² \rightarrow variability \rightarrow reliability
- 2. Scale up (system size), scale down (device size)



- 1. Functionality \rightarrow performance/Watt, performance/m² \rightarrow variability \rightarrow reliability
- 2. Scale up (system size), scale down (device size)
- **3**. Role of variability (functionality, performance)



- 1. Functionality \rightarrow performance/Watt, performance/m² \rightarrow variability \rightarrow reliability
- 2. Scale up (system size), scale down (device size)
- **3**. Role of variability (functionality, performance)
- 4. Fan-in / fan-out, hierarchical connections, power delivery

- 1. Functionality \rightarrow performance/Watt, performance/m² \rightarrow variability \rightarrow reliability
- 2. Scale up (system size), scale down (device size)
- **3**. Role of variability (functionality, performance)
- 4. Fan-in / fan-out, hierarchical connections, power delivery
- 5. Low voltage (wire energy \cong device energy)


- 1. Functionality \rightarrow performance/Watt, performance/m² \rightarrow variability \rightarrow reliability
- 2. Scale up (system size), scale down (device size)
- **3**. Role of variability (functionality, performance)
- 4. Fan-in / fan-out, hierarchical connections, power delivery
- 5. Low voltage (wire energy \cong device energy)
- 6. Stochastic learning behavior \rightarrow statistical learning rules



- 1. Functionality \rightarrow performance/Watt, performance/m² \rightarrow variability \rightarrow reliability
- 2. Scale up (system size), scale down (device size)
- **3**. Role of variability (functionality, performance)
- 4. Fan-in / fan-out, hierarchical connections, power delivery
- 5. Low voltage (wire energy \cong device energy)
- 6. Stochastic learning behavior \rightarrow statistical learning rules
- 7. Meta-plasticity (internal state variables)



- 1. Functionality \rightarrow performance/Watt, performance/m² \rightarrow variability \rightarrow reliability
- 2. Scale up (system size), scale down (device size)
- **3**. Role of variability (functionality, performance)
- 4. Fan-in / fan-out, hierarchical connections, power delivery
- 5. Low voltage (wire energy \cong device energy)
- 6. Stochastic learning behavior \rightarrow statistical learning rules
- 7. Meta-plasticity (internal state variables)
- 8. Timing as an internal variable



- 1. Functionality \rightarrow performance/Watt, performance/m² \rightarrow variability \rightarrow reliability
- 2. Scale up (system size), scale down (device size)
- **3**. Role of variability (functionality, performance)
- 4. Fan-in / fan-out, hierarchical connections, power delivery
- 5. Low voltage (wire energy \cong device energy)
- 6. Stochastic learning behavior \rightarrow statistical learning rules
- 7. Meta-plasticity (internal state variables)
- 8. Timing as an internal variable
- 9. Learning rules: biological? AI?



- 1. Functionality \rightarrow performance/Watt, performance/m² \rightarrow variability \rightarrow reliability
- 2. Scale up (system size), scale down (device size)
- **3**. Role of variability (functionality, performance)
- 4. Fan-in / fan-out, hierarchical connections, power delivery
- 5. Low voltage (wire energy \cong device energy)
- 6. Stochastic learning behavior \rightarrow statistical learning rules
- 7. Meta-plasticity (internal state variables)
- 8. Timing as an internal variable
- 9. Learning rules: biological? AI?
- **10**. Algorithm-device co-design



- 1. Functionality \rightarrow performance/Watt, performance/m² \rightarrow variability \rightarrow reliability
- 2. Scale up (system size), scale down (device size)
- **3**. Role of variability (functionality, performance)
- 4. Fan-in / fan-out, hierarchical connections, power delivery
- 5. Low voltage (wire energy \cong device energy)
- 6. Stochastic learning behavior \rightarrow statistical learning rules
- 7. Meta-plasticity (internal state variables)
- 8. Timing as an internal variable
- 9. Learning rules: biological? AI?
- 10. Algorithm-device co-design
- Materials/fabrication: monolithic 3D integration a must, MUST be low temperature



115



SUPERCELL



Stanford SystemX Alliance



Focus Area: Computation for Data Analytics



Nano-Engineered **Computing Systems Technology**









117













Aly et al., IEEE Computer, 2015



Collaborators





Gert Cauwenberghs Siddharth Joshi Emre Neftci (UC San Diego)





Jinfeng Kang (Peking U)





Chung Lam SangBum Kim Matt Brightsky



K.S. Lee, J.M. Shieh, W.K. Yen... (NDL, Taiwan) NDL A Member of **NARLabs National Nano Device Laboratories**

118



Students and Post-Docs



Sponsors









Visual Cortex on Silicon

http://www.cse.psu.edu/research/visualcortexonsilicon.expedition/ Supported by National Science Foundation Expeditions in Computing Program

Stanford SystemX Alliance



Stanford Non-Volatile Memory Technology Research Initiative



Stanford SystemX Alliance





Non-Volatile Memory Technology Research Initiative (NMTRI) @ Stanford University





End of Talk

Questions?